

## IA-64, the Trillian project, and CERN's involvement

### **CERN Computing Seminar**

17 May 2000



### Contribute to Open Source

- Be fully prepared to evaluate IA-64 for LHC computing
- Influence key hardware/software vendors
  - CERN benchmarks for compiler improvements, etc.



- What is this new architecture (IA-64)?
- History
- Projects
- Future objective
  LHC Testbed/Grids
- Conclusions

## IA-64 Architecture

## Some definitions

### • We define:

- **IA-32** 
  - as "x86", I.e. Intel's current 32-bit architecture
- **IA-64** 
  - as Intel's new 64-bit architecture

#### IA-XX

- "XX" refers to integer registers
  - So, IA-64 enables 64-bit "long" and "pointer" variables
  - In other words: Linux's "LP64" programming model

#### • Note:

- In a 64-bit architecture, one can normally still use 32-bit "int" variable and 32-bit pointers (in a 4 GB Addr. Space)
- Floating-point registers are already 80-bit on IA-32
  - Supporting 32-bit "float", 64-bit "double", and 80-bit "long double"

## IA-64 Highlights

- Key Innovations:
  - Rich Instruction Set
  - Bundled (parallel) Execution
  - Predicated Instructions
  - Large Register Files
    - Register Stack
    - Rotating Registers
  - Software Pipelined Loops
  - Control/Data Speculation
  - Cache [I/D] Control Instructions
  - High-precision 82-bit Floating-Point

**Compared to IA-32** 

#### Many advantages:

- Clear, explicit programming
  - After all, this is EPIC:
    - "Explicitly Parallel Instruction Computing"
- Register-based programming
  - Keep everything in registers (As long as possible)
  - 128 integer + 128 floating-point register
  - Architected renaming ("Rotation")
- Architectural support for software pipelining
  - "Modulo scheduling"
- All instructions (almost) can be predicated
  - 64 1-bit registers ("Fire"/"Do not fire")
  - Much more general than CONDITIONAL MOVES




## 'Packaging entity' (16 bytes):

3 \* 41 bit Instruction Slots

### 5 bits for Template:

- Typical examples:
  - MFI (Memory/FLP/Integer)
  - MIB (Memory/Integer/Branch)
- Including "stop" bit


Slot 2	Slot 1	Slot 0	Т
--------	--------	--------	---



## SW Pipelined Loops

#### Graphical example

- 7 loop traversals desired
- Skewed execution
  - Stage 2 relative to Stage 1
  - Stage 3 relative to Stage 2



## The History

HP architect: Bill Worley

#### Visit to HP Labs in November 1992

 Great secret: The PA-RISC successor is under development:

History - 1

PA-WW

Mathlib expert: Clemens Roothaan



17 May 2000

Intel architect: Gadi Singer

#### **1994 – 1998**

 Architecture is renegotiated between HP and INTEL

History - 2

- New name: IA-64
- Merge of ideas

#### • As of 1997/98

- Huge effort across IT industry to prepare
  - OS, compilers, libraries, middleware, applications
- Mid-1999
  - First chip becomes reality:
    - Merced Itanium



# CERN/HP projects

### 1994 – 1997:

- Review of architecture
  - This "project" was so secret that hardly anybody knew about it !
- **1998 1999:** 
  - Joint projects
    - HP: Implement a vector math library
    - CERN: Random Number Generators (in vector mode)

### **1999 –**

- Linux/IA-64 porting project
  - Which grew into Trillian



17 May 2000





### The porting goals:

#### Provision of:

- Full support of hardware, firmware, boot process
  - The PC platform has undergone a complete review with IA-64.
- Kernel
  - Exploiting IA-64 features, such as huge address spaces, large page sizes. Support of IA-32 binaries.
- Native compilers
  - Initially gcc
- Libraries
  - glibc, optimised libm, etc.
- Middleware
  - X-server, Performance Counter Library, etc.

## Trillian (Initial phase)

### Leading IT companies + CERN:

- Port basic OS, utilities, compilers, libraries
  - CERN, Cygnus, HP, IBM, INTEL, SGI, and VA Linux
- CERN team:
  - Responsible for glibc (generic/specific)
  - Shared library support
- Testing environment:
  - HP simulator (on top of Linux/IA-32)
  - Intel simulator also available
    - on top of Windows/NT
- Goal:
  - Be ready for first hardware with a fully functional port





- New companies joined:
  - First, distributors joined: Caldera, RedHat, SuSE, and Turbolinux.
    - and very recently: Linuxcare and NEC
- Intel
  - Distributed real prototype systems
    - "Bigsur" 2-way workstation
    - "Lion" 4-way server
- Trillian was ready:
  - Native kernel/compiler/libs/etc.
- SGI added compilers:
  - sgicc, sgiCC, sgif90



Other compilers are expected to come

## **Trillian (now) Final phase:**


- Glibc
  - Stabilise and fix bugs
  - Complete optimisation of time-critical routines:
    - Memory (e.g.memcpy) and String (e.g. strcpy) routines
  - Move from glibc 2.1 to 2.2

### Porting real applications:

- Solution stacks:
  - GEANT4 (including CLHEP) using g++ and sgiCC
  - SIXTRACK using sgif90
  - Several benchmarks already "running"

#### Aim:

- Be ready at first shipment (3Q 2000?)
  - With well-running applications




## Compiler technology

- As critical as it was for "vector supercomputing"
  - Desired goal:
    - Loops optimised through Software Pipelining
  - Currently:
    - This seems easier for FORTRAN than C++
  - SIXTRACK (FORTRAN)
    - Loop optimisation takes place
  - GEANT4
    - Deep level of method nesting makes the task harder


#### Too early to draw any conclusions


# 2005 Projections


IA-64 and LHC











## Conclusions

## Exciting new architecture

- A full-fledged Linux port is available
- IA-64 should, some day, replace IA-32
  - but watch out for 'inflection points'

### Understand full potential

HEP's huge source base; Some hand-coded routines

## Working directly with the 'creators'

HP, INTEL, and many others

## Maintain CERN in a leading role

- With top IT companies
- Inside key projects, like the LHC Testbed and proposed European GRID project

## Further references

#### Trillian:

- http://www.linuxia64.org/ [Trillian home page]
- http://www.turbolinux.com/ia64.html [Linux distribution]
- http://oss.sgi.com/projects/Pro64/ [Linux compilers]
- At CERN:
  - http://nicewww.cern.ch/~sverre/Linux\_IA64\_project.html

#### • IA-64 programming:

- http://developer.intel.com/design/la-64/ [Intel documentation]
- http://nicewww.cern.ch/~sverre/IA64\_1.pdf [My tutorial]
- http://nicewww.cern.ch/~sverre/Intel\_SW\_Pipelining\_Notes.pdf

#### • Kernel:

- http://www.kernel.org/pub/linux/kernel/ports/ia64 [Kernel source]
- http://www.linuxia64.org/logos/IA64linuxkernel.PDF [Presentation] 17 May 2000 28